High Effective Capacitance & High Ripple Current Chip Multilayer Ceramic Capacitors for General Purpose GR355DD72J104KW01_ (2220, X7T:EIA, 0.1uF, DC630V)

: packaging code


Reference Sheet

muRata

1.Scope

This product specification is applied to High Effective Capacitance & High Ripple Current Chip Multilayer Ceramic Capacitors used for General Electronic equipment. Do not use these products in any automotive power train or safety equipment including battery chargers for electric vehicles and plugin hybrids.

2.MURATA Part NO. System



3. Type & Dimensions



				(Unit:mm)
(1)-1 L	(1)-2 W	(2) T	e	g
5.7±0.4	5.0±0.4	2.0+0/-0.3	0.3 min.	3.0 min.

4.Rated value

(3) Temperature (Public STD Co		(4) Rated	(5) Nominal	(6) Capacitance	Specifications and Test Methods
Temp. coeff or Cap. Change	Temp. Range (Ref.Temp.)	Voltage	Capacitance	Tolerance	(Operating Temp. Range)
-33 to 22 %	-55 to 125 °C (25 °C)	DC 630 V	0.1 uF	±10 %	-55 to 125 °C

 Soldering Method Reflow

5.Package

mark	(8) Packaging	Packaging Unit
L	∮180mm Reel EMBOSSED W12P8	1000 pcs./Reel
к	¢330mm Reel EMBOSSED W12P8	4000 pcs./Reel

Product specifications in this catalog are as of Sep.28,2018, and are subject to change or obsolescence without notice. Please consult the approval sheet before ordering.

Please read rating and !Cautions first.

■ Specifications and Test Methods

No	Iter	n	Specification	Test Method (Ref. Standard:JIS C 5101, IEC60384)
1	Appearance		No defects or abnormalities.	Visual inspection.
2	Dimension		Within the specified dimensions.	Using calipers and micrometers.
3			No defects or abnormalities. More than 10000 MΩ or 100 MΩ•μF (Whichever is smaller)	Measurement Point : Between the terminations Test Voltage : DC756V(120% of the rated voltage) Applied Time : 1 to 5 s Charge/discharge current : 50mA max. Measurement Point : Between the terminations Measurement Voltage : DC500+/-50V Charging Time : 60+/-5s Measurement Temperature: Room Temperature
5	Capacitance		Shown in Rated value.	Measurement Temperature: Room Temperature Measurement Frequency :1.0+/-0.1kHz
6	Dissipation Facto	or (D.F.)	0.01 max.	Measurement Voltage AC1.0+/-0.2V(r.m.s.)
7	Temperature Characteristics of Capacitance		D7 : Within +22/-33% (-55°C to +125°C)	The capacitance change should be measured after 5 min. at each specified temp. stage. Capacitance value as a reference is the value in step 3. Step Temperature(°C) 1 Reference Temp.+/-2 2 Min.Operating Temp. +/-3 3 Reference Temp. +/-2 4 Max.Operating Temp. +/-3 5 Reference Temp. +/-2 ·Pretreatment Perform a heat treatment at 150+0/-10°C for 1h+/-5min and then let sit for 24+/-2h at room condition*.
8	Vibration	Appearance	No defects or abnormalities.	Solder the capacitor on the test substrate A shown in "Complement of Test method".
		Capacitance	Within the specified initial value.	Kind of Vibration : A simple harmonic motion 10Hz to 55Hz to 10Hz (1min) Total amplitude : 1.5mm
		D.F.	Within the specified initial value.	This motion should be applied for a period of 2h in each 3 mutually perpendicular directions(total of 6h).
9	Solderability		95% of the terminations is to be soldered evenly and continuously.	Test Method : Solder bath method Flux : Solution of rosin ethanol 25(wt)% Preheat : 80°C to 120°C for 10s to 30s Solder : Sn-3.0Ag-0.5Cu (Lead Free Solder) Solder Temp. : 245+/-5°C Immersion time : 2+/-0.5s Immersing in speed : 25+/-2.5mm/s.
10	Resistance to	Appearance	No defects or abnormalities.	Test Method : Solder bath method Solder : Sn-3.0Ag-0.5Cu (Lead Free Solder)
	Soldering Heat	Capacitance Change D.F.	Within +/-10% Within the specified initial value.	Solder Temp. : 260+/-5°C Immersion time : 10+/-1s Immersing in speed : 25+/-2.5mm/s. Exposure Time : 24+/-2h at room condition*.
		I.R.	Within the specified initial value.	Exposure Time : 24+/-2h at room condition*. Preheat : GR331 size max.: 120°C to 150°C for 1 min GR332 size min. : 100°C to 120°C for 1 min and 170°C to 200°C for 1 min
		Voltage proof	No defects.	•Pretreatment Perform a heat treatment at 150+0/-10°C for 1h+/-5min and then let sit for 24+/-2h at room condition*.

*Room Condition : Temperature:15 to 35°C, Relative humidity:45 to 75%, Atmosphere pressure:86 to 106kPa

of Termination should occur. method?. 12 Substrate Appearance No defects or abnormalities. Solder the squark or on the test substrate and capacitor side. 12 Substrate Appearance No defects or abnormalities. Solder the squark or on the test substrate and capacitor side. 13 Temperature Change Within +/-12.5% First the capacitor to the substrate A (gla show soldering) 14 Temperature Appearance No defects or abnormalities. First the capacitor to the substrate A (gla show soldering) 14 High Capacitance Change Within the specified initial value. First the capacitor to the substrate A (gla show soldering) 14 High Appearance No defects. First the capacitor to the substrate A (gla show in the 5 cycles acculting to the four heat treatment show in the 5 cycles acculting to the four heat treatment show in the 5 cycles acculting to the four heat treatment show in the 5 cycles acculting to the four heat treatment show in the 5 cycles acculting to the four heat treatment show in the 5 cycles acculting to the four heat treatment show in the 5 cycles acculting to the four heat treatment at four show in the show in the 5 cycles acculting to the four heat treatment show in the 5 cycles acculting the four heat treatment show in the 5 cycles acculting the four show in t	of Termination	should occur.	meth	Test Method (Ref. Standard:JIS C 5101, IEC60384)			
12 Substrate Bending test Appearance Capacitance Change No defects or abnormalities. Substrate Bending test Appearance Capacitance Change No defects or abnormalities. 13 Temperature Sudier Change No defects or abnormalities. Substrate Bending test of "Complement of Test method". 13 Temperature Sudier Change No defects or abnormalities. Substrate Capacitance No defects or abnormalities. 13 Temperature Sudier Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glis shown in "Complement of Test method". 14 High Temperature Sudier Change Within + No defects. Time test method". 14 High Temperature Fight Humidity (Steady) No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glis shown in "Complement at 150+0/-10*C for th+/-Snin test test 24+/-2h at room condition". 14 High Temperature Humidity (Steady) No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glis shown in "Complement at 150+0/-10*C for th+/-Snin test test 24+/-2h at room condition". 14 High Temperature Humidity (Steady) No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glis shown in "Complement of Test method". 15 Durabi	Substrate			Solder the capacitor on the test substrate A shown in "Complement		mplement of Test	
Image: 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10		nce No defects or abnormalities.	Appl	100".			
Image: 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10		nce No defects or abnormalities.	Appl	G			
Image: space of the s		nce No defects or abnormalities.	Appl				
Image: space of the s		nce No defects or abnormalities.	Appl				
12 Substrate Bending test Appearance No defects or abnormalities. Solder the capacitor on the test substrate B shown in "Complement of Complement Complement of Complement of Co		nce No defects or abnormalities.		lied Direc		bstrate and ve	ertical with the
Bending test Image: Capacitance Change Within +/-12.5% method'. 13 Temperature Sudden Change Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gls shown in "Complement of Test method". 13 Temperature Sudden Change Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gls shown in "Complement of Test method". 14 Temperature Change Appearance Within +/-7.5% Fix the capacitor to the supporting Test substrate A (gls shown in "Complement of Test method". 14 High Temperature High No defects. Perform the 5 cycles according to the four heat treatment shown in the following table. 14 High Appearance No defects. Perform a heat treatment at 150+0/-10°C for 1h+/-5min let sit for 24+/-2h at room condition". 14 High Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gls shown in "Complement of Test method". 14 High Capacitance Within +/-12.5% Fix the capacitor to the supporting Test substrate A (gls shown in "Complement of Test method". 14 High Capacitance Within +/-12.5% Fix the capacitor to the supporting Tes			Sold	ler the ca		shown in "Cor	nolement of Test
Image: Capacitance Change Within +/-12.5% Bending test* of "Complement of Test method". Flexure : 2mm 13 Temperature Sudden Change Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in the following table. 13 Temperature Sudden Change Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in the following table. 14 Temperature High No defects. Temperature IT.R. Within +/-7.5% 14 High Appearance No defects. Temperature IT.R. 14 High Appearance No defects. -Pretreatment Perform the solution to the substrate A (gla shown in 'Complement of Test method'. 14 High Appearance No defects or abnormalities. -Pretreatment Perform a heat treatment at 150+0/-10°C for 1h+/-5min let sit for 24+/-2h at room condition*. 14 High Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in 'Complement of Test method'. 14 High Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in 'Complement of Test method'. 14 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>inplement of Test</td></t<>							inplement of Test
Image: Change Change Flexure 2 mm Holding Time 2 mm Soldering 13 Temperature Suden Change Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 13 Temperature Suden Change Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 14 Fix Temperature (Tange) Within +/-7.5% Temperature (Tange) Step Temperature (Tange) 1 Mr.Operating Temp-40:4 304:-3 3 Temperature (Tange) Step Step Step Step Step Step Step							d of Substrate
Image: Sude Change Figure 1 Appearance 2 No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 13 Temperature Suden Change 2 Within +/-7.5%. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 14 Gapacitance Change 2 Within the specified initial value. Step Immp. (C) Immp. (C) 17. Within the specified initial value. Step Immp. (C) Immp. (C) Immp. (C) 18. Within the specified initial value. Step Immp. (C) Immp. (C) Immp. (C) 19. I.R. Within the specified initial value. Step Immp. (C) Immp. (C) Immp. (C) 10. No defects. -Pretreatment Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 14 High Temperature High High Appearance Appapearance Appearance Appearance Appearance Appapea		nce Within +/-12.5%		•	•	od".	
13 Temperature Sudden Change Appearance Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Perform the 5 cycles according to the four heat treatment shown in the following table. 13 Temperature Sudden Change Within +/-7.5% Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Perform the 5 cycles according to the four heat treatment shown in the following table. 14 Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Test Temperature High Humidity (Steady) Appearance Capacitance (Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 14 High Humidity (Steady) Appearance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance Voltage proof No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance Capacitance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance Capacitance No defects or abnormalities.							
Suden Change shown in "Complement of Test method". Perform the 5 cycles according to the four heat treatmethod. Perform the 5 cycles according to the four heat treatmethod. Temp. (C) Sum in the following table. D.F. Within the specified initial value. Step Temp. (C) Temp. (C) I.R. Within the specified initial value. Step Temp. (C) Temp. (C) Voltage proof No defects. Perform the 5 cycles according to the four heat treatment at 150+0/-10°C for 1h+/-5min let sit for 24+/-2h at room condition*. 14 High Temperature High Appearance No defects or abnormalities. First the capacitor to the supporting Test substrate A (gla shown in *Complement of Test method". 15 Durability Appearance No defects or abnormalities. First the capacitor to the supporting Test substrate A (gla shown in *Complement of Test method". 15 Durability Appearance No defects. Pertereatment Apply test voltage for 1h+/-5min at test temperature. 16 Durability Appearance No defects. First the capacitor to the supporting Test substrate A (gla shown in *Complement of Test method". 17 D.F. 0.02 max. First the capacitor to the supporting Test substrate A (gla shown in *Complement of Test method". 16 Durability			Sold	lering Me	thod : Reflow soldering	g	
Image: Construction of the specified in the specified initial value. Perform the 5 cycles according to the four heat treatment shown in the following table. Image: Change Within the specified initial value. Stown in the following table. D.F. Within the specified initial value. Stown in the following table. I.R. Within the specified initial value. Stown remp. +0/-3 30/+3 I.R. Within the specified initial value. Exposure Time : 24+/-2h at room condition*. Voltage proof No defects. Pretreatment Perform a heat treatment at 150+0/-10°C for 1h+/-5min let sit for 24+/-2h at room condition*. 14 High Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Humidity Capacitance Within +/-12.5% Test Temperature : 40+1-2°C Humidity Capacitance Within +/-12.5% Test Time : 200-200/CR Rated Voltage D.F. 0.02 max. Exposure Time : 24+/-2h at room condition*. I.R. More than 1000 MΩ or 10 MΩ-µF (Whichever is smaller) ·Pretreatment ·Pretreatment Applied Voltage for 1h+/-5min at test temperature. <td>Temperature</td> <td>nce No defects or abnormalities.</td> <td>Fix t</td> <td>he capac</td> <td>itor to the supporting Test subs</td> <td>strate A (glass</td> <td>epoxy board)</td>	Temperature	nce No defects or abnormalities.	Fix t	he capac	itor to the supporting Test subs	strate A (glass	epoxy board)
Image: Capacitance Change Within +/-7.5% shown in the following table. D.F. Within the specified initial value. Step Tamp. (*C) Time I.R. Within the specified initial value. 3 Max.Operating Temp.+3/-0 3 0/+3 I.R. Within the specified initial value. Exposure Time 2 4/+2 h at room condition*. Voltage proof No defects. Perform a heat treatment at 150+0/-10*C for 1h+/-5min let st for 24+/-2h at room condition*. 14 High Appearance No defects or abnormalities. Perform a heat treatment at 150+0/-10*C for 1h+/-5min let st for 24+/-2h at room condition*. 14 High Capacitance Within +/-12.5% Test Temperature 40+2/2 C Humidity Capacitance Uithin +/-12.5% Test Temperature : 40+/-2/C 40+2/2 C LR. More than 1000 MΩ or 10 MΩ+µF (Whichever is smaller) ·Pretreatment Applied Voltage : DC630V(DC Rated Voltage Exposure Time : 24+/-2h at room condition*. 15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A	Sudden Change						
Image Step Temp.(*C) Time (min) D.F. Within the specified initial value. Image: Step (min) Image: S		nce Within +/-7.5%				eat treatments	5
1 Mm.Operating Temp.+4/-3 30+/-3 D.F. Within the specified initial value. 1 Mm.Operating Temp.+4/-3 30+/-3 1 Room Temp 2 to 3 3 Max.Operating Temp.+4/-3 30+/-3 1 Room Temp 2 to 3 Max.Operating Temp.+3/-0 30+/-3 3 1.R. Within the specified initial value. Exposure Time : 24+/-2h at room condition*. Voltage proof No defects. -Pretreatment Perform a heat treatment at 150+0/-10°C for 1h+/-5min let sit for 24+/-2h at room condition*. 14 High Appearance No defects or abnormalities. -Pretreatment Temperature Humidity Capacitance Within +/-12.5% Test Temperature : 40+/-2°C Humidity D.F. 0.02 max. Applied Voltage : D0C630V(IC Rated Voltage Fxposure Time : 24+/-2h at room condition*. 15 Durability Appearance No defects. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance No defects. Remove and let sit for 24+/-2h at room condit					_		1
14 High Temperature High Voltage proof No defects. 14 High Temperature High Ustage Appearance Capacitance No defects. No defects. 14 High Temperature High Humidity (Steady) Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 14 High Temperature Humidity (Steady) Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 14 High Temperature Humidity (Steady) Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 D.F. 0.02 max. D.F. 0.02 max. 16. More than 1000 MΩ or 10 MΩ*µF (Whichever is smaller) ·Pretreatment Applied Voltage for 1h+/-5min at test temperature. 15 Durability Appearance No defects. No defects. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance Capacitance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance Change No defects or abnormalities. Fix the capacitor to the supporting Test				-			
I.R. Within the specified initial value. 4 Room Temp 2 to 3 Voltage proof No defects. Exposure Time : 24+/-2h at room condition*. 14 High Appearance No defects. ·Pretreatment 14 High Appearance No defects or abnormalities. ·Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 14 High Appearance Within +/-12.5% Test Furnidity : 90% to 55% RH (Steady) D.F. 0.02 max. O.02 max. Applied Voltage : DC630V(DC Rated Voltage Exposure Time 15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance No defects. Perfectation*. 15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance No defects. Remove and let sit for 24+/-2h at room condition*. 15 Durability A		Within the specified initial value.		2	Room Temp	2 to 3	
I.R. Within the specified initial value. Exposure Time : 24+/-2h at room condition*. Voltage proof No defects. ·Pretreatment Perform a heat treatment at 150+0/-10°C for 1h+/-5min let sit for 24+/-2h at room condition*. 14 High Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 14 High Capacitance Within +/-12.5% Test Temperature : Humidity Change 0.02 max. Test Temperature : 90% to 95% RH 18. D.F. 0.02 max. O.02 max. Pretreatment Applied Voltage : DC630V(DC Rated Voltage 19. D.F. 0.02 max. Pretreatment Applied Voltage : 24+/-2h at room condition*. 118. More than 1000 MΩ or 10 MΩ·μF (Whichever is smaller) ·Pretreatment Apply test voltage for 1h+/-5min at test temperature. 15. Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15. Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla show				3	Max.Operating Temp.+3/-0	30+/-3	
14 High Temperature High (Steady) Appearance No defects. No defects. Pretreatment Perform a heat treatment at 150+0/-10°C for 1h+/-5min let sit for 24+/-2h at room condition*. 14 High Temperature High (Steady) Appearance Capacitance No defects or abnormalities. No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 D.F. 0.02 max. D.F. 0.02 max. 17 No defects. Pretreatment Applied Voltage Pretreatment = 24+/-2h at room condition*. 15 Durability Appearance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance Capacitance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance Capacitance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". 15 Durability Appearance Capacitance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Test Temperature Capacitance		Within the specified initial value		4	Room Temp	2 to 3	
14 High Temperature High Humidity (Steady) Appearance Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 14 High Temperature High (Steady) Appearance D.F. No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 17 D.F. 0.02 max. Test Temperature D.F. 0.02 max. 18. More than 1000 MΩ or 10 MΩ•µF (Whichever is smaller) ·Pretreatment Applied Voltage : DC630V(DC Rated Voltage Exposure Time 15 Durability Appearance Capacitance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 15 Durability Appearance Capacitance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 15 Capacitance Change Within +/-12.5% Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 15 Capacitance Change Within +/-12.5% Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 16 Capacitance Change Within +/-12.5% Test Temperature Capacitance Max. Operating Temp. +/-3 Test T			Expo	osure Tin	ne : 24+/-2h at room	n condition*.	
14 High Temperature High Humidity (Steady) Appearance Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 14 High Temperature High (Steady) Appearance D.F. No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 17 D.F. 0.02 max. Test Temperature D.F. 0.02 max. 18. More than 1000 MΩ or 10 MΩ•µF (Whichever is smaller) ·Pretreatment Applied Voltage : DC630V(DC Rated Voltage Exposure Time 15 Durability Appearance Capacitance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 15 Durability Appearance Capacitance Change No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 15 Capacitance Change Within +/-12.5% Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 15 Capacitance Change Within +/-12.5% Fix the capacitor to the supporting Test substrate A (glasshown in "Complement of Test method". 16 Capacitance Change Within +/-12.5% Test Temperature Capacitance Max. Operating Temp. +/-3 Test T							
Image: Mark and			-			r 1h+/-5min ar	nd then
Temperature High Image Shown in "Complement of Test method". Humidity (Steady) Capacitance Change Within +/-12.5% Test Temperature : 40+/-2°C Test Humidity : 90% to 95% RH Test Time : 500+24/-0h D.F. 0.02 max. D.F. DC630V(DC Rated Voltage Exposure Time : 24+/-2h at room condition*. I.R. More than 1000 MΩ or 10 MΩ•µF (Whichever is smaller) ·Pretreatment Apply test voltage for 1h+/-5min at test temperature. Voltage proof No defects. Remove and let sit for 24+/-2h at room condition*. 15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Test Temperature : Max. Operating Temp. +/-3 Test Temperature : Capacitance Change Within +/-12.5% Test Time : 1000+48/-0h Applied Voltage : DC756V(120% of the rated			let si	it for 24+	/-2h at room condition*.		
Temperature High Image Shown in "Complement of Test method". Humidity (Steady) Capacitance Change Within +/-12.5% Test Temperature : 40+/-2°C Test Humidity : 90% to 95% RH Test Time : 500+24/-0h D.F. 0.02 max. D.F. DC630V(DC Rated Voltage Exposure Time : 24+/-2h at room condition*. I.R. More than 1000 MΩ or 10 MΩ•µF (Whichever is smaller) ·Pretreatment Apply test voltage for 1h+/-5min at test temperature. Voltage proof No defects. Remove and let sit for 24+/-2h at room condition*. 15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Test Temperature : Max. Operating Temp. +/-3 Test Temperature : Capacitance Change Within +/-12.5% Test Time : 1000+48/-0h Applied Voltage : DC756V(120% of the rated	Hiah	nce No defects or abnormalities.	Fix t	he capac	itor to the supporting Test subs	strate A (glass	epoxy board)
Humidity (Steady) Change Test Humidity 90% to 95%RH D.F. 0.02 max. Test Time 500+24/-0h D.F. 0.02 max. Applied Voltage DC630V(DC Rated Voltage Exposure Time 24+/-2h at room condition*. I.R. More than 1000 MΩ or 10 MΩ•µF (Whichever is smaller) -Pretreatment Apply test voltage for 1h+/-5min at test temperature. Voltage proof No defects. Remove and let sit for 24+/-2h at room condition*. 15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Capacitance Within +/-12.5% Test Time 1000+48/-0h Applied Voltage DC756V(120% of the rated Applied Voltage DC756V(120% of the rated	-						
(Steady) Image: Constraint of the supporting Test substrate A (glasshown in "Complement of Test method". 15 Durability Appearance Within +/-12.5% Capacitance Within +/-12.5% Change Within +/-12.5%	-	nce Within +/-12.5%		•			
Image: Line state of the support o	-						
I.R. More than 1000 MΩ or 10 MΩ•μF (Whichever is smaller) ·Pretreatment ·Pretreatment Apply test voltage for 1h+/-5min at test temperature. Voltage proof No defects. 15 Durability Appearance Appearance No defects or abnormalities. Capacitance Within +/-12.5% Change Within +/-12.5%		0.02 max.			-		
Image: style styl		More than 1000 MΩ or 10 MΩ•uF (Whichever is smalle		osure Tin	ne : 24+/-2h at room	n condition*.	
Voltage proof No defects. Remove and let sit for 24+/-2h at room condition*. 15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Test Temperature : Max. Operating Temp. +/-3 Capacitance Within +/-12.5% Test Time : 1000+48/-0h Change Dc756V(120% of the rated				treatmer	nt		
15 Durability Appearance No defects or abnormalities. Fix the capacitor to the supporting Test substrate A (gla shown in "Complement of Test method". Test Temperature : Max. Operating Temp. +/-3 Capacitance Within +/-12.5% Test Time : 1000+48/-0h Change Applied Voltage : DC756V(120% of the rated					0	•	
Shown in "Complement of Test method". Test Temperature Max. Operating Temp. +/-3 Capacitance Within +/-12.5% Change Test Time 1000+48/-0h Applied Voltage DC756V(120% of the rated)		proof INo defects	Rell	iove and	Tot Sit TOF 24T/-211 at TOUTH COTIO		
Shown in "Complement of Test method". Test Temperature Max. Operating Temp. +/-3 Capacitance Within +/-12.5% Change Test Time 1000+48/-0h Applied Voltage DC756V(120% of the rated)		proof No defects.		1	the second second second second second		
Capacitance Within +/-12.5% Test Temperature Max. Operating Temp. +/-3 Change Within +/-12.5% Test Time 1000+48/-0h Change DC756V(120% of the rated						strate A (glass	epoxy board)
Change Applied Voltage : DC756V(120% of the rated	Durability				ature : Max. Operating	Temp. +/-3°C	;
	Durability	nce No defects or abnormalities.	shov Test			of the rated w	oltage)
Charge/discharge current : 50mA max.	Durability	nce No defects or abnormalities.	shov Test Test		-	or the rated w	ollage)
Exposure Time : 24+/-2h at room condition*.	Durability	nce No defects or abnormalities.	shov Test Test Appl	rge/disch		n condition*.	
D.F. 0.02 max.	Durability	nce No defects or abnormalities.	shov Test Test Appl Char	-	ne : 24+/-2h at room		
Apply test voltage for 1h+/-5min at test temperature.	Durability	nce No defects or abnormalities.	shov Test Test Appl Chai Expo	osure Tin			
I.R. More than 1000 MΩ or 10 MΩ•µF (Whichever is smaller) Remove and let sit for 24+/-2h at room condition*.	Durability	nce No defects or abnormalities. nce Within +/-12.5% 0.02 max.	shov Test Appl Chai Expo -Pre Appl	etreatmer	nt Itage for 1h+/-5min at test temp		
	Durability	nce No defects or abnormalities. nce Within +/-12.5% 0.02 max.	shov Test Appl Chai Expo -Pre Appl	etreatmer	nt Itage for 1h+/-5min at test temp		
	Durability	nce No defects or abnormalities. nce Within +/-12.5% 0.02 max.	shov Test Appl Chai Expo -Pre Appl	etreatmer	nt Itage for 1h+/-5min at test temp		
Voltage proof No defects.	Durability	nce No defects or abnormalities. nce Within +/-12.5% 0.02 max. More than 1000 MΩ or 10 MΩ•µF (Whichever is smalle	shov Test Appl Chai Expo -Pre Appl	etreatmer	nt Itage for 1h+/-5min at test temp		
	Durability	nce No defects or abnormalities. nce Within +/-12.5% 0.02 max. More than 1000 MΩ or 10 MΩ•µF (Whichever is smalle	shov Test Appl Chai Expo -Pre Appl	etreatmer	nt Itage for 1h+/-5min at test temp		

*Room Condition : Temperature:15 to 35°C, Relative humidity:45 to 75%, Atmosphere pressure:86 to 106kPa


Complement of Test Method

1.Test substrate

The test substrate should be Substrate A or Substrate B as described in "Specifications and Test methods".

- The specimen should be soldered by the conditions as described below.
 - Soldering Method : Reflow soldering Solder : Sn-3.0Ag-0.5Cu


(1) Test Substrate A



Material : Glass Epoxy Board
 Thickness : 1.6mm
 Thickness of copper foil : 0.035mm

·Thickness of copper for	oil

(1) Test Substrate B	



Turne	Dimension of pettern (mm)				
Туре	а	b	С	d	
GR318	1.0	3.0	1.2	1.0	
GR321	1.2	4.0	1.65	1.0	
GR331	2.2	5.0	2.0	1.0	
GR332	2.2	5.0	2.9	1.0	
GR342	3.5	7.0	2.4	1.0	
GR343	3.5	7.0	3.7	1.0	
GR352	4.5	8.0	3.2	1.0	
GR355	4.5	8.0	5.6	1.0	

Dimension (mm)

b

3.0 4.0

5.0

5.0

7.0

7.0

8.0

8.0

с

1.2

2.0

2.9

2.4

3.7

32

5.6

```
(unit : mm)
```

Туре

GR318 GR321

GR331

GR332

GR342

GR343

GR352

GR355

а

1.0

12

2.2

2.2

3.5

3.5


45


4.5

•Material : Glass Epoxy Board •Thickness of copper foil : 0.035mm

2. Test Method of Substrate Bending test

a) Support state





(unit : mm)

b:+/-5 gap between support stand center and test stand center

·Material of Test stand and pressure stick

a:+/-2 gap between support stand center and test stand

The material shoud be a metal where a remarkable transformation and the distortion are not caused even if it is pressurized. Pressurizing speed

The pressurizing speed is pressurized at the speed of about 1mm/s until the flexure reaches a regulated value.

Pressure stick F R5 K. Support stand

Package

(1) Appearance of taping

(a) Paper Tape

Bottom Tape (Thickness: Around $50\mu m$) is attached below Base Tape with sprocket and put Top Tape (Thickness: Around $50\mu m$) on capacitor.

(b) Plastic Tape

Cover Tape (Thickness: Around 60µm) is put on capacitor on Base Tape (Blister carrier Tape).

- (c) The sprocket holes are to the right as the Tape is pulled toward the user.
- (2) Packed chips



(3) Dimensions of Tape

(a) Type A (Dimensions of chip : Apply to 1.6x0.8, 2.0x1.25, 3.2x1.6, 3.2x2.5)



(Unit : mm)

	Dimensions of chip [L×W]	A*	B*	
l	1.6×0.8	1.05	1.85	
	2.0×1.25	1.45	2.25	
	3.2×1.6	2.0	3.6	
	3.2×2.5	2.9	3.6	*Dimensions of A,B : Nominal value

(b) Type B (Dimensions of chip : Apply to 4.5x2.0)



Package

(c) Type C (Dimensions of chip : Apply to 4.5x3.2 to 5.7x5.0)



(5) Part of the leader and part of the empty tape shall be attached to the end of the tape as follows.



(Unit : mm)

(6) The top tape or cover tape and base tape are not attached at the end of the tape for a minimum of 5 pitches.

- (7) Missing capacitors number within 0.1% of the number per reel or 1pc, whichever is greater, and not continuous.
- (8) The top tape or cover tape and bottom tape shall not protrude beyond the edges of the tape and shall not cover sprocket holes.
- (9) Cumulative tolerance of sprocket holes, 10 pitches : ±0.3mm.

(10) Peeling off force : 0.1 to 0.6N in the direction shown on the follows.



■Limitation of Applications

Please contact us before using our products for the applications listed below which require especially high reliability for the prevention of defects which might directly cause damage to the third party's life, body or property.

①Aircraft equipment
 ②Aerospace equipment
 ③Undersea equipment
 ④Power plant control equipment
 ⑤Medical equipment
 ⑥Transportation equipment(vehicles,trains,ships,etc.)
 ⑦Traffic signal equipment
 ⑧Data-processing equipment
 ⑩Application of similar complexity and/or reliability requirements to the applications listed in the above.

■ Storage and Operation condition

- 1. The performance of chip multilayer ceramic capacitors (henceforth just "capacitors") may be affected by the storage conditions. Please use them promptly after delivery.
- 1-1. Maintain appropriate storage for the capacitors using the following conditions: Room Temperature of +5°C to +40°C and a Relative Humidity of 20% to 70%.

High temperature and humidity conditions and/or prolonged storage may cause deterioration of the packaging materials. If more than six months have elapsed since delivery, check packaging, mounting, etc. before use. In addition, this may cause oxidation of the electrodes. If more than one year has elapsed since delivery, also check the solderability before use.

- 1-2. Corrosive gas can react with the termination (external) electrodes or lead wires of capacitors, and result in poor solderability. Do not store the capacitors in an atmosphere consisting of corrosive gas (e.g.,hydrogen sulfide, sulfur dioxide, chlorine, ammonia gas etc.).
- 1-3. Due to moisture condensation caused by rapid humidity changes, or the photochemical change caused by direct sunlight on the terminal electrodes and/or the resin/epoxy coatings, the solderability and electrical performance may deteriorate. Do not store capacitors under direct sunlight or in high huimidity conditions

Rating

1.Temperature Dependent Characteristics

- 1. The electrical characteristics of the capacitor can change with temperature.
- 1-1. For capacitors having larger temperature dependency, the capacitance may change with temperature changes. The following actions are recommended in order to ensure suitable capacitance values.
 - (1) Select a suitable capacitance for the operating temperature range.
- (2) The capacitance may change within the rated temperature. When you use a high dielectric constant type capacitor in a circuit that needs a tight (narrow) capacitance tolerance (e.g., a time-constant circuit), please carefully consider the temperature characteristics, and
 - carefully confirm the various characteristics in actual use conditions and the actual system.

2.Measurement of Capacitance


1. Measure capacitance with the voltage and frequency specified in the product specifications.

- 1-1. The output voltage of the measuring equipment may decrease occasionally when capacitance is high. Please confirm whether a prescribed measured voltage is impressed to the capacitor.
- 1-2. The capacitance values of high dielectric constant type capacitors change depending on the AC voltage applied. Please consider the AC voltage characteristics when selecting a capacitor to be used in a AC circuit.

3.Applied Voltage

1. Do not apply a voltage to the capacitor that exceeds the rated voltage as called out in the specifications.

- 1-1. Applied voltage between the terminals of a capacitor shall be less than or equal to the rated voltage.
 - (1) When AC voltage is superimposed on DC voltage, the zero-to-peak voltage shall not exceed the rated DC voltage. When AC voltage or pulse voltage is applied, the peak-to-peak voltage shall not exceed the rated DC voltage.
 - (2) Abnormal voltages (surge voltage, static electricity, pulse voltage, etc.) shall not exceed the rated DC voltage.



(E : Maximum possible applied vol

1-2. Influence of over voltage

Over voltage that is applied to the capacitor may result in an electrical short circuit caused by the breakdown of the internal dielectric layers .

The time duration until breakdown depends on the applied voltage and the ambient temperature.

2. Use a safety standard certified capacitor in a power supply input circuit (AC filter), as it is also necessary to consider the withstand voltage and impulse withstand voltage defined for each device.

4.Type of Applied Voltage and Self-heating Temperature

1.Confirm the operating conditions to make sure that no large current is flowing into the capacitor due to the continuous application of an AC voltage or pulse voltage.

When a DC rated voltage product is used in an AC voltage circuit or a pulse voltage circuit, the AC current or pulse current will flow into the capacitor; therefore check the self-heating condition.

Please confirm the surface temperature of the capacitor so that the temperature remains within the upper limits of the operating temperature, including the rise in temperature due to self-heating. When the capacitor is used with a high-frequency voltage or pulse voltage, heat may be generated by dielectric loss.

<Applicable to Temperature Characteristic X7R(R7), X7T(D7)>

1-1. The load should be contained so that the self-heating of the capacitor body remains below 20°C, when measuring at an ambient temperature of 25°C. In addition, use a K thermocouple of Ø0.1mm with less heat capacity when measuring, and measure in a condition where there is no effect from the radiant heat of other components or air flow caused by convection. Excessive generation of heat may cause deterioration of the characteristics and reliability of the capacitor. (Absolutely do not perform measurements while the cooling fan is operating, as an accurate measurement may not be performed.)

5. DC Voltage and AC Voltage Characteristic

- 1. The capacitance value of a high dielectric constant type capacitor changes depending on the DC voltage applied. Please consider the DC voltage characteristics when a capacitor is selected for use in a DC circuit.
- 1-1. The capacitance of ceramic capacitors may change sharply depending on the applied voltage. (See figure) Please confirm the following in order to secure the capacitance.
- (1) Determine whether the capacitance change caused by the applied voltage is within the allowed range .
- (2) In the DC voltage characteristics, the rate of capacitance change becomes larger as voltageincreases, even if the applied voltage is below the rated voltage. When a high dielectric constant type capacitor is used in a circuit that requires a tight (narrow) capacitance tolerance (e.g., a time constant circuit), please carefully consider the voltage characteristics, and confirm the various characteristics in the actual operating conditions of the system.
- 2. The capacitance values of high dielectric constant type capacitors changes depending on the AC voltage applied. Please consider the AC voltage characteristics when selecting a capacitor to be used in an AC circuit.


6. Capacitance Aging

1. The high dielectric constant type capacitors have an Aging characteristic in which the capacitance value decreases with the passage of time.

When you use a high dielectric constant type capacitors in a circuit that needs a tight (narrow) capacitance tolerance (e.g., a time-constant circuit), please carefully consider the characteristics of these capacitors, such as their aging, voltage, and temperature characteristics. In addition, check capacitors using your actual appliances at the intended environment and operating conditions.

7.Vibration and Shock


- 1. Please confirm the kind of vibration and/or shock, its condition, and any generation of resonance. Please mount the capacitor so as not to generate resonance, and do not allow any impact on the terminals.
- Mechanical shock due to being dropped may cause damage or a crack in the dielectric material of the capacitor.
 Do not use a dropped capacitor because the quality and reliability may be deteriorated.
- 3. When printed circuit boards are piled up or handled, the corner of another printed circuit board should not be allowed to hit the capacitor in order to avoid a crack or other damage to the capacitor.



■Soldering and Mounting

1.Mounting Position

- 1. Confirm the best mounting position and direction that minimizes the stress imposed on the capacitor during flexing or bending the printed circuit board.
- 1-1. Choose a mounting position that minimizes the stress imposed on the chip during flexing or bending of the board. [Component Direction]



(Bad Example)

(Good Example)


Locate chip horizontal to the direction in which stress acts.

[Chip Mounting Close to Board Separation Point]

It is effective to implement the following measures, to reduce stress in separating the board.

It is best to implement all of the following three measures; however, implement as many measures as possible to reduce stress.


Contents of Measures	Stress Level
(1) Turn the mounting direction of the component parallel to the board separation surface.	A > D *1
(2) Add slits in the board separation part.	A > B
(3) Keep the mounting position of the component away from the board separation surface.	A > C



*1 A > D is valid when stress is added vertically to the perforation as with Hand Separation. If a Cutting Disc is used, stress will be diagonal to the PCB, therefore A > D is invalid.

[Mounting Capacitors Near Screw Holes]

When a capacitor is mounted near a screw hole, it may be affected by the board deflection that occurs during the tightening of the screw. Mount the capacitor in a position as far away from the screw holes as possible.




2.Information before Mounting

- 1. Do not re-use capacitors that were removed from the equipment.
- 2. Confirm capacitance characteristics under actual applied voltage.
- 3. Confirm the mechanical stress under actual process and equipment use.
- 4. Confirm the rated capacitance, rated voltage and other electrical characteristics before assembly.
- 5. Prior to use, confirm the solderability of capacitors that were in long-term storage.
- 6. Prior to measuring capacitance, carry out a heat treatment for capacitors that were in long-term storage.
- 7. The use of Sn-Zn based solder will deteriorate the reliability of the MLCC. Please contact our sales representative or product engineers on the use of Sn-Zn based solder in advance.

3.Maintenance of the Mounting (pick and place) Machine

- 1. Make sure that the following excessive forces are not applied to the capacitors. Check the mounting in the actual device under actual use conditions ahead of time.
- 1-1. In mounting the capacitors on the printed circuit board, any bending force against them shall be kept to a minimum to prevent them from any damage or cracking. Please take into account the following precautions and recommendations for use in your process.
- (1) Adjust the lowest position of the pickup nozzle so as not to bend the printed circuit board.




2.Dirt particles and dust accumulated in the suction nozzle and suction mechanism prevent the nozzle from moving smoothly. This creates excessive force on the capacitor during mounting, causing cracked chips. causing cracked chips. Also, the locating claw, when worn out, imposes uneven forces on the chip when positioning, causing cracked chips. The suction nozzle and the locating claw must be maintained, checked and replaced periodically.

4-1.Reflow Soldering


- 1. When sudden heat is applied to the components, the mechanical strength of the components will decrease because a sudden temperature change causes deformation inside the components. In order to prevent mechanical damage to the components, preheating is required for both the components and the PCB. Preheating conditions are shown in table 1. It is required to keep the temperature differential between the solder and the components surface (Δ T) as small as possible.
- 2. When components are immersed in solvent after mounting, be sure to maintain the temperature difference (Δ T) between the component and the solvent within the range shown in the table 1.

Table 1

Series	Chip Dimension(L/W) Code	Temperature Differential
GDD	18/21/31	ΔT≦190°C
GDD	32/42/43/52/55	ΔT≦130°C



[Allowable Reflow Soldering Temperature and Time]



In the case of repeated soldering, the accumulated soldering time must be within the range shown above.

Recommended	Conditions
Recommended	Conditions

	Pb-Sn Solder	Lead Free Solder	
Peak Temperature	230 to 250°C	240 to 260°C	
Atmosphere	Air	Air or N ₂	

Pb-Sn Solder : Sn-37Pb

Lead Free Solder : Sn-3.0Ag-0.5Cu

- 3. When a capacitor is mounted at a temperature lower than the peak reflow temperature recommended by the solder manufacturer, the following quality problems can occur. Consider factors such as the placement of peripheral components and the reflow temperature setting to prevent the capacitor's reflow temperature from dropping below the peak temperature specified. Be sure to evaluate the mounting situation beforehand and verify that none of the following problems occur.
 - ·Drop in solder wettability
 - ·Solder voids
 - ·Possible occurrence of whiskering
- ·Drop in bonding strength
- ·Drop in self-alignment properties
- ·Possible occurrence of tombstones and/or shifting on the land patterns of the circuit board
- 4. Optimum Solder Amount for Reflow Soldering
- 4-1. Overly thick application of solder paste results in a excessive solder fillet height. This makes the chip more susceptible to mechanical and thermal stress on the board and may cause the chips to crack.
- 4-2. Too little solder paste results in a lack of adhesive strength on the termination, which may result in chips breaking loose from the PCB.
- 4-3. Please confirm that solder has been applied smoothly to the termination.

Inverting the PCB

Make sure not to impose any abnormal mechanical shocks to the PCB.

4-2.Flow Soldering

1. Do not apply flow soldering to chips not listed in Table 2.

Table 2


Series	Chip Dimension(L/W) Code	Temperature Differential
GDD	18/21/31	ΔT≦150°C

- 2. When sudden heat is applied to the components, the mechanical strength of the components will decrease because a sudden temperature change causes deformation inside the components. In order to prevent mechanical damage to the components, preheating is required for both of the components and the PCB. Preheating conditions are shown in table 2. It is required to keep the temperature differential between the solder and the components surface (ΔT) as low as possible.
- 3. Excessively long soldering time or high soldering temperature can result in leaching of the terminations, causing poor adhesion or a reduction in capacitance value due to loss of contact between the inner electrodes and terminations.
- 4. When components are immersed in solvent after mounting, be sure to maintain the temperature differential (ΔT) between the component and solvent within the range shown in the table 2.

Recommended Conditions

Temperature(°C) Soldering Peak Temperature Preheating Peak Temperature	ΔT Preheating	Solo	Gradua Cooling
	▲ 30-90 seconds	- 5 sec	 Time onds max.

[Allowable Flow Soldering Temperature and Time]




In the case of repeated soldering, the accumulated soldering time must be within the range shown above.

	Pb-Sn Solder	Lead Free Solder
Preheating Peak Temperature	90 to 110°C	100 to 120°C
Soldering Peak Temperature	240 to 250°C	250 to 260°C
Atmosphere	Air	Air or N2

Pb-Sn Solder : Sn-37Pb

Lead Free Solder : Sn-3.0Ag-0.5Cu

- 5. Optimum Solder Amount for Flow Soldering
- 5-1. The top of the solder fillet should be lower than the thickness of the components. If the solder amount is excessive, the risk of cracking is higher during board bending or any other stressful condition.



[Standard Conditions for Flow Soldering]

4-3.Correction of Soldered Portion

When sudden heat is applied to the capacitor, distortion caused by the large temperature difference occurs internally, and can be the cause of cracks. Capacitors also tend to be affected by mechanical and thermal stress depending on the board preheating temperature or the soldering fillet shape, and can be the cause of cracks. Please refer to "1. PCB Design" or "3. Optimum solder amount" for the solder amount and the fillet shapes.

1. Correction with a Soldering Iron

- 1-1. In order to reduce damage to the capacitor, be sure to preheat the capacitor and the mounting board.
- Preheat to the temperature range shown in Table 3. A hot plate, hot air type preheater, etc. can be used for preheating. 1-2. After soldering, do not allow the component/PCB to cool down rapidly.
- 1-3. Perform the corrections with a soldering iron as quickly as possible. If the soldering iron is applied too long, there is a possibility of causing solder leaching on the terminal electrodes, which will cause deterioration of the adhesive strength and other problems.

Table 3

Series	Chip Dimension (L/W) Code	Temperature of Soldering Iron Tip	Preheating Temperature	Temperature Differential(ΔT)	Atmosphere
GDD	18/21/31	350°C max.	150°C min.	ΔT≦190°C	Air
GDD	32/42/43/52/55	280°C max.	150°C min.	ΔT≦130°C	Air

*Applicable for both Pb-Sn and Lead Free Solder.

Pb-Sn Solder : Sn-37Pb

Lead Free Solder : Sn-3.0Ag-0.5Cu

*Please manage Δ T in the temperature of soldering iron and the preheating temperature.

2. Correction with Spot Heater


Compared to local heating with a soldering iron, hot air heating by a spot heater heats the overall component and board, therefore, it tends to lessen the thermal shock. In the case of a high density mounted board, a spot heater can also prevent concerns of the soldering iron making direct contact with the component.

- 2-1. If the distance from the hot air outlet of the spot heater to the component is too close, cracks may occur due to thermal shock. To prevent this problem, follow the conditions shown in Table 4.
- 2-2. In order to create an appropriate solder fillet shape, it is recommended that hot air be applied at the angle shown in Figure 1.

.9	~	-		•	
	т	a	hl	e	2

 Δ

		_
Distance	5mm or more	
Hot Air Application angle	45° *Figure 1	
Hot Air Temperature Nozzle Outlet	400°C max.	
	Less than 10 seconds	
Application Time	(3216M / 1206 size or smaller)	
	Less than 30 seconds	
	(3225M / 1210 size or larger)	(3216M, 3225M: Metric size code)



- 3. Optimum solder amount when re-working with a soldering iron
- 3-1. If the solder amount is excessive, the risk of cracking is higher during board bending or any other stressful condition. Too little solder amount results in a lack of adhesive strength on the termination, which may result in chips breaking loose from the PCB.

Please confirm that solder has been applied smoothly is and rising to the end surface of the chip.

- 3-2. A soldering iron with a tip of ø3mm or smaller should be used. It is also necessary to keep the soldering iron from touching the components during the re-work.
- 3-3. Solder wire with Ø0.5mm or smaller is required for soldering.



in section

5.Washing

Excessive ultrasonic oscillation during cleaning can cause the PCBs to resonate, resulting in cracked chips or broken solder joints. Before starting your production process, test your cleaning equipment / process to insure it does not degrade the capacitors.

6.Electrical Test on Printed Circuit Board

- 1. Confirm position of the support pin or specific jig, when inspecting the electrical performance of a capacitor after mounting on the printed circuit board.
 - 1-1. Avoid bending the printed circuit board by the pressure of a test-probe, etc. The thrusting force of the test probe can flex the PCB, resulting in cracked chips or open solder joints. Provide support pins on the back side of the PCB to prevent warping or flexing. Install support pins as close to the test-probe as possible.
 - 1-2. Avoid vibration of the board by shock when a test -probe contacts a printed circuit board.



7.Printed Circuit Board Cropping

- 1. After mounting a capacitor on a printed circuit board, do not apply any stress to the capacitor that caused bending or twisting the board.
 - 1-1. In cropping the board, the stress as shown may cause the capacitor to crack. Cracked capacitors may cause deterioration of the insulation resistance, and result in a short. Avoid this type of stress to a capacitor.





2. Check the cropping method for the printed circuit board in advance.

2-1. Printed circuit board cropping shall be carried out by using a jig or an apparatus (Disc separator, router type separator, etc.) to prevent the mechanical stress that can occur to the board.

Board Separation Method	Hand Separation	(1) Board Separation Jig	Board Separation Apparatus	
	Nipper Separation	(1) Dualu Separation Jig	Disc Separator	3) Router Type Separator
Level of stress on board	High	Medium	Medium	Low
Recommended	×	Δ^*	Δ^*	\bigcirc
	Hand and nipper separation apply a high level of stress. Use another method.	 Board handling Board bending direction Layout of capacitors 	 Board handling Layout of slits Design of V groove Arrangement of blades Controlling blade life 	Board handling

* When a board separation jig or disc separator is used, if the following precautions are not observed, a large board deflection stress will occur and the capacitors may crack. Use router type separator if at all possible.

(1) Example of a suitable jig

[In the case of Single-side Mounting]

An outline of the board separation jig is shown as follows.

Recommended example: Stress on the component mounting position can be minimized by holding the portion close to the jig, and bend in the direction towards the side where the capacitors are mounted. Not recommended example: The risk of cracks occurring in the capacitors increases due to large stress being applied to the component mounting position, if the portion away from the jig is held and bent in the direction opposite the side where the capacitors are mounted.

[Outline of jig]

[Hand Separation]



[In the case of Double-sided Mounting]

Since components are mounted on both sides of the board, the risk of cracks occurring can not be avoided with the above method. Therefore, implement the following measures to prevent stress from being applied to the components. (Measures)

- (1) Consider introducing a router type separator.
 - If it is difficult to introduce a router type separator, implement the following measures. (Refer to item 1. Mounting Position)
- (2) Mount the components parallel to the board separation surface.
- (3) When mounting components near the board separation point, add slits in the separation position near the component.
- (4) Keep the mounting position of the components away from the board separation point.

(2) Example of a Disc Separator

An outline of a disc separator is shown as follows. As shown in the Principle of Operation, the top blade and bottom blade are aligned with the V-grooves on the printed circuit board to separate the board. In the following case, board deflection stress will be applied and cause cracks in the capacitors.

- (1) When the adjustment of the top and bottom blades are misaligned, such as deviating in the top-bottom, left-right or front-rear directions
- (2) The angle of the V groove is too low, depth of the V groove is too shallow, or the V groove is misaligned top-bottom

IF V groove is too deep, it is possible to brake when you handle and carry it. Carefully design depth of the V groove with consideration about strength of material of the printed circuit board.



Example of Recommended	Not Recommended					
V-groove Design	Left-right Misalignment	Low-Angle	Depth too Shallow	Depth too Deep		

Router

(3) Example of Router Type Separator

The router type separator performs cutting by a router rotating at a high speed. Since the board does not bend in the cutting process, stress on the board can be suppressed during board separation. When attaching or removing boards to/from the router type separator, carefully handle the boards to prevent bending.

8. Assembly

1. Handling

If a board mounted with capacitors is held with one hand, the board may bend.

Firmly hold the edges of the board with both hands when handling.

If a board mounted with capacitors is dropped, cracks may occur in the capacitors.

Do not use dropped boards, as there is a possibility that the quality of the capacitors may be impaired.

2. Attachment of Other Components


2-1. Mounting of Other Components

Pay attention to the following items, when mounting other components on the back side of the board after capacitors have been mounted on the opposite side.


[Outline Drawing]

When the bottom dead point of the suction nozzle is set too low, board deflection stress may be applied to the capacitors on the back side (bottom side), and cracks may occur in the capacitors.

- · After the board is straightened, set the bottom dead point of the nozzle on the upper surface of the board.
- · Periodically check and adjust the bottom dead point.



- 2-2. Inserting Components with Leads into Boards
 - When inserting components (transformers, IC, etc.) into boards, bending the board may cause cracks in the capacitors or cracks in the solder. Pay attention to the following.
 - · Increase the size of the holes to insert the leads, to reduce the stress on the board during insertion.
 - · Fix the board with support pins or a dedicated iig before insertion.
 - · Support below the board so that the board does not bend. When using support pins on the board, periodically confirm that there is no difference in the height of each support pin.



2-3. Attaching/Removing Sockets and/or Connectors


Insertion and removal of sockets and connectors, etc., might cause the board to bend. Please insure that the board does not warp during insertion and removal of sockets and connectors, etc., or the bending may damage mounted components on the board.



2-4. Tightening Screws

The board may be bent, when tightening screws, etc. during the attachment of the board to a shield or chassis. Pay attention to the following items before performing the work.

- · Plan the work to prevent the board from bending.
- · Use a torque screwdriver, to prevent over-tightening of the screws.
- The board may bend after mounting by reflow soldering, etc. Please note, as stress may be applied to the chips by forcibly flattening the board when tightening the screws.



Others

1. Under Operation of Equipment

- 1-1. Do not touch a capacitor directly with bare hands during operation in order to avoid the danger of an electric shock.
- 1-2. Do not allow the terminals of a capacitor to come in contact with any conductive objects (short-circuit). Do not expose a capacitor to a conductive liquid, inducing any acid or alkali solutions.
- 1-3. Confirm the environment in which the equipment will operate is under the specified conditions.
 - Do not use the equipment under the following environments.
 - (1) Being spattered with water or oil.
 - (2) Being exposed to direct sunlight.
 - (3) Being exposed to ozone, ultraviolet rays, or radiation.
 - (4) Being exposed to toxic gas (e.g., hydrogen sulfide, sulfur dioxide, chlorine, ammonia gas etc.)
 - (5) Any vibrations or mechanical shocks exceeding the specified limits.
 - (6) Moisture condensing environments.
- 1-4. Use damp proof countermeasures if using under any conditions that can cause condensation.

2. Others

- 2-1. In an Emergency
- (1) If the equipment should generate smoke, fire, or smell, immediately turn off or unplug the equipment. If the equipment is not turned off or unplugged, the hazards may be worsened by supplying continuous power.
- (2) In this type of situation, do not allow face and hands to come in contact with the capacitor or burns may be caused by the capacitor's high temperature.
- 2-2. Disposal of waste

When capacitors are disposed of, they must be burned or buried by an industrial waste vendor with the appropriate licenses.

- 2-3. Circuit Design
- (1) Addition of Fail Safe Function

Capacitors that are cracked by dropping or bending of the board may cause deterioration of the insulation resistance, and result in a short. If the circuit being used may cause an electrical shock, smoke or fire when a capacitor is shorted, be sure to install fail-safe functions, such as a fuse, to prevent secondary accidents.

(2) Capacitors used to prevent electromagnetic interference in the primary AC side circuit, or as a connection/insulation, must be a safety standard certified product, or satisfy the contents ativulated in the Electrical Appliance and Metarial Safety I and Install a fuse for each line in second for the safety standard certified product.

stipulated in the Electrical Appliance and Material Safety Law. Install a fuse for each line in case of a short. (3) This series is not safety standard certified products.

2-4. Remarks

Failure to follow the cautions may result, worst case, in a short circuit and smoking when the product is used. The above notices are for standard applications and conditions. Contact us when the products are used in special mounting conditions.

Select optimum conditions for operation as they determine the reliability of the product after assembly. The data herein are given in typical values, not guaranteed ratings.

muRata Notice

Rating

1.Operating Temperature

- 1. The operating temperature limit depends on the capacitor.
- 1-1. Do not apply temperatures exceeding the maximum operating temperature.
 It is necessary to select a capacitor with a suitable rated temperature that will cover the operating temperature range.
 It is also necessary to consider the temperature distribution in equipment and the seasonal temperature variable factor.
- 1-2. Consider the self-heating factor of the capacitor The surface temperature of the capacitor shall not exceed the maximum operating temperature including self-heating.

2.Atmosphere Surroundings (gaseous and liquid)

- 1. Restriction on the operating environment of capacitors.
- 1-1. Capacitors, when used in the above, unsuitable, operating environments may deteriorate due to the corrosion of the terminations and the penetration of moisture into the capacitor.
- 1-2. The same phenomenon as the above may occur when the electrodes or terminals of the capacitor are subject to moisture condensation.
- 1-3. The deterioration of characteristics and insulation resistance due to the oxidization or corrosion of terminal electrodes may result in breakdown when the capacitor is exposed to corrosive or volatile gases or solvents for long periods of time.

3.Piezo-electric Phenomenon

 When using high dielectric constant type capacitors in AC or pulse circuits, the capacitor itself vibrates at specific frequencies and noise may be generated. Moreover, when the mechanical vibration or shock is added to capacitor, noise may occur.

■Soldering and Mounting

1.PCB Design


- 1. Notice for Pattern Forms
- 1-1. Unlike leaded components, chip components are susceptible to flexing stresses since they are mounted directly on the substrate.
 They are also more sensitive to mechanical and thermal stresses than leaded components.
 Excess solder fillet height can multiply these stresses and cause chip cracking.
 When designing substrates, take land patterns and dimensions into consideration to eliminate the possibility of excess solder fillet height.
- 1-2. There is a possibility of chip cracking caused by PCB expansion/contraction with heat, because stress on a chip is different depending on PCB material and structure. When the thermal expansion coefficient greatly differs between the board used for mounting and the chip, it will cause cracking of the chip due to the thermal expansion and contraction. When capacitors are mounted on a fluorine resin printed circuit board or on a single-layered glass epoxy board, it may also cause cracking of the chip for the same reason.

Pattern Forms						
	Prohibited	Correct				
Placing Close to Chassis	Chassis Solder (ground) Electrode Pattern in section	Solder Resist				
Placing of Chip Components and Leaded Components	Lead Wire in section	Solder Resist				
Placing of Leaded Components after Chip Component	Soldering Iron Lead Wire	Solder Resist in section				
Lateral Mounting		Solder Resist				

Notice

2. Land Dimensions

Please confirm the suitable land dimension by evaluating of the actual SET / PCB.



Series	Chip Dimension (L/W) Code	Chip(L×W)	а	b	С
GDD	18	1.6×0.8	0.6 to 1.0	0.8 to 0.9	0.6 to 0.8
Gロロ	21	2.0×1.25	1.0 to 1.2	0.9 to 1.0	0.8 to 1.1
GDD	31	3.2×1.6	2.2 to 2.6	1.0 to 1.1	1.0 to 1.4

Table 1 Flow Soldering Method

Flow soldering can only be used for products with a chip size of 1.6x0.8mm to 3.2x1.6mm. (in mm) Resistance to PCB bending stress may be improved by designing the "a" dimension with solder resist.

Table 2 Reflow Soldering Method

Series	Chip Dimension (L/W) Code	Chip(L×W)	а	b	с
G□□	18	1.6×0.8	0.6 to 0.8	0.6 to 0.7	0.6 to 0.8
GDD	21	2.0×1.25	1.0 to 1.4	0.6 to 0.8	1.2 to 1.4
Gロロ	31	3.2×1.6	1.8 to 2.0	0.9 to 1.2	1.5 to 1.7
GDD	32	3.2×2.5	2.0 to 2.4	1.0 to 1.2	1.8 to 2.3
GDD	42	4.5×2.0	2.8 to 3.4	1.2 to 1.4	1.4 to 1.8
GDD	43	4.5×3.2	3.0 to 3.5	1.2 to 1.4	2.3 to 3.0
GDD	52	5.7×2.8	4.0 to 4.6	1.4 to 1.6	2.1 to 2.6
GDD	55	5.7×5.0	4.0 to 4.6	1.4 to 1.6	3.5 to 4.8

(in mm)

<Applicable to beyond Rated Voltage of 200VDC>


2-2. Dimensions of Slit (Example)

Preparing the slit helps flux cleaning and resin coating on the back of the capacitor.

However, the length of the slit design should be as short as possible to prevent mechanical damage in the capacitor.

A longer slit design might receive more severe mechanical stress from the PCB.

Recommended slit design is shown in the Table.



L×W	d	е
1.6×0.8	-	-
2.0×1.25	-	-
3.2×1.6	1.0~2.0	3.2~3.7
3.2×2.5	1.0~2.0	4.1~4.6
4.5×2.0	1.0~2.8	3.6~4.1
4.5×3.2	1.0~2.8	4.8~5.3
5.7×2.8	1.0~4.0	4.4~4.9
5.7×5.0	1.0~4.0	6.6~7.1




3. Board Design

When designing the board, keep in mind that the amount of strain which occurs will increase depending on the sizeand material of the board.

2.Item to be confirmed for Flow sordering

If you want to temporarily attach the capacitor to the board using an adhesive agent before soldering the capacitor, first be sure that the conditions are appropriate for affixing the



capacitor. If the dimensions of the land, the type of adhesive, the amount of coating, the contact surface area, the curing temperature, or other conditions are inappropriate, the characteristics of the capacitor may deteriorate.

1. Selection of Adhesive


- 1-1. Depending on the type of adhesive, there may be a decrease in insulation resistance. In addition, there is a chance that the capacitor might crack from contractile stress due to the difference in the contraction rate of the capacitor and the adhesive.
- 1-2. If there is not enough adhesive, the contact surface area is too small, or the curing temperature or curing time are inadequate, the adhesive strength will be insufficient and the capacitor may loosen or become disconnected during transportation or soldering. If there is too much adhesive, for example if it overflows onto the land, the result could be soldering defects, loss of electrical connection, insufficient curing, or slippage after the capacitor is mounted. Furthermore, if the curing temperature is too high or the curing time is too long, not only will the adhesive strength be reduced, but solderability may also suffer due to the effects of oxidation on the terminations (outer electrodes) of the capacitor and the land surface on the board.

(1) Selection of Adhesive

Epoxy resins are a typical class of adhesive. To select the proper adhesive, consider the following points.

- 1) There must be enough adhesive strength to prevent the component from loosening or slipping during the mounting process.
- 2) The adhesive strength must not decrease when exposed to moisture during soldering.
- 3) The adhesive must have good coatability and shape retention properties.
- 4) The adhesive must have a long pot life.
- 5) The curing time must be short.
- 6) The adhesive must not be corrosive to the exterior of the capacitor or the board.
- 7) The adhesive must have good insulation properties.
- 8) The adhesive must not emit toxic gases or otherwise be harmful to health.
- 9) The adhesive must be free of halogenated compounds.

(2) Use the following illustration as a guide to the amount of adhesive to apply. Chip Dimension (L/W) Code:18/21/31






2.Flux

- 2-1. An excessive amount of flux generates a large quantity of flux gas, which can cause a deterioration of solderability, so apply flux thinly and evenly throughout. (A foaming system is generally used for flow solderring.)
- 2-2. Flux containing too high a percentage of halide may cause corrosion of the terminations unless there is sufficient cleaning. Use flux with a halide content of 0.1% max.
- 2-3. Strong acidic flux can corrode the capacitor and degrade its performance. Please check the quality of capacitor after mounting.
- 3.Leaching of the terminations

Set temperature and time to ensure that leaching of the terminations does not exceed 25% of the chip end area as a single chip (full length of the edge A-B-C-D shown at right) and 25% of the length A-B shown as mounted on substrate.



3.Reflow soldering

The flux in the solder paste contains halogen-based substances and organic acids as activators. Strong acidic flux can corrode the capacitor and degrade its performance. Please check the quality of capacitor after mounting.

4.Washing

- 1. Please evaluate the capacitor using actual cleaning equipment and conditions to confirm the quality, and select the solvent for cleaning.
- 2. Unsuitable cleaning may leave residual flux or other foreign substances, causing deterioration of electrical characteristics and the reliability of the capacitors.

5.Coating

 A crack may be caused in the capacitor due to the stress of the thermal contraction of the resin during curing process. The stress is affected by the amount of resin and curing contraction. Select a resin with low curing contraction. The difference in the thermal expansion coefficient between a coating resin or a molding resin and the capacitor may cause the destruction and deterioration of the capacitor such as a crack or peeling, and lead to the deterioration of insulation resistance or dielectric breakdown.

Select a resin for which the thermal expansion coefficient is as close to that of the capacitor as possible. A silicone resin can be used as an under-coating to buffer against the stress.

- Select a resin that is less hygroscopic. Using hygroscopic resins under high humidity conditions may cause the deterioration of the insulation resistance of a capacitor. An epoxy resin can be used as a less hygroscopic resin.
- 3. The halogen system substance and organic acid are included in coating material, and a chip corrodes by the kind of Coating material. Do not use strong acid type.

Notice

muRata

Others 1.Transportation

- 1. The performance of a capacitor may be affected by the conditions during transportation.
- 1-1. The capacitors shall be protected against excessive temperature, humidity and mechanical force during transportation.
 - (1) Climatic condition
 - low air temperature : -40°C
 - · change of temperature air/air : -25°C/+25°C
 - low air pressure : 30 kPa
 - \cdot change of air pressure : 6 kPa/min.
 - (2) Mechanical condition

Transportation shall be done in such a way that the boxes are not deformed and forces are not directly passed on to the inner packaging.

- 1-2. Do not apply excessive vibration, shock, or pressure to the capacitor.
 - (1) When excessive mechanical shock or pressure is applied to a capacitor, chipping or cracking may occur in the ceramic body of the capacitor.
 - (2) When the sharp edge of an air driver, a soldering iron, tweezers, a chassis, etc. impacts strongly on the surface of the capacitor, the capacitor may crack and short-circuit.
- 1-3. Do not use a capacitor to which excessive shock was applied by dropping etc. A capacitor dropped accidentally during processing may be damaged.

2.Characteristics Evaluation in the Actual System

- 1. Evaluate the capacitor in the actual system, to confirm that there is no problem with the performance and specification values in a finished product before using.
- 2. Since a voltage dependency and temperature dependency exists in the capacitance of high dielectric type ceramic capacitors, the capacitance may change depending on the operating conditions in the actual system. Therefore, be sure to evaluate the various characteristics, such as the leakage current and noise absorptivity, which will affect the capacitance value of the capacitor.
- 3. In addition, voltages exceeding the predetermined surge may be applied to the capacitor by the inductance in the actual system. Evaluate the surge resistance in the actual system as required.

- 1.Please make sure that your product has been evaluated in view of your specifications with our product being mounted to your product.
- 2. Your are requested not to use our product deviating from this product specification.
- 3.We consider it not appropriate to include any terms and conditions with regard to the business transaction in the product specifications, drawings or other technical documents. Therefore, if your technical documents as above include such terms and conditions such as warranty clause, product liability clause, or intellectual property infringement liability clause, they will be deemed to be invalid.